



BUR920040027US1 (MJL)
Austin, et al.

1/34

FIG. 1

Prior Art

100

State	L0	L1	L2	L3	State	L0	L1	L2	L3
1	0	0	0	0	9	0	0	0	1
2	1	0	0	0	10	1	0	0	1
3	0	1	0	0	11	0	1	0	1
4	1	1	0	0	12	1	1	0	1
5	0	0	1	0	13	0	0	1	1
6	1	0	1	0	14	1	0	1	1
7	0	1	1	0	15	0	1	1	1
8	1	1	1	0	16	1	1	1	1



1/34


FIG. 1

Prior Art

100

State	L0	L1	L2	L3	State	L0	L1	L2	L3
1	0	0	0	0	9	0	0	0	1
2	1	0	0	0	10	1	0	0	1
3	0	1	0	0	11	0	1	0	1
4	1	1	0	0	12	1	1	0	1
5	0	0	1	0	13	0	0	1	1
6	1	0	1	0	14	1	0	1	1
7	0	1	1	0	15	0	1	1	1
8	1	1	1	0	16	1	1	1	1

2/34


FIG. 2
Prior Art101

6/34

FIG. 6
Prior Art**106**


State	L0	L1	L2	L3	State	L0	L1	L2	L3
1	0	0	0	1	9	0	1	0	1
2	1	0	0	0	10	1	0	1	0
3	0	1	0	0	11	1	1	0	1
4	0	0	1	0	12	1	1	1	0
5	1	0	0	1	13	1	1	1	1
6	1	1	0	0	14	0	1	1	1
7	0	1	1	0	15	0	0	1	1
8	1	0	1	1					

FIG. 7



8/34

FIG. 8



9/34

FIG. 9

LFSR Divide Value	DIV0	DIV1	DIV2	DIV3	LFSR Divide Value	DIV0	DIV1	DIV2	DIV3
1	0	0	0	0	9	1	1	0	0
2	1	1	1	1	10	1	0	0	1
3	1	1	1	0	11	0	0	1	0
4	1	1	0	1	12	0	1	0	0
5	1	0	1	0	13	1	0	0	0
6	0	1	0	1	14	0	0	0	1
7	1	0	1	1	15	0	0	1	1
8	0	1	1	0	16	0	1	1	1

10/34


FIG. 10

110

Final Divide Value	DIV0	DIV1	DIV2	DIV3	Final Divide Value	DIV0	DIV1	DIV2	DIV3
2	0	0	0	0	18	1	1	0	0
4	1	1	1	1	20	1	0	0	1
6	1	1	1	0	22	0	0	1	0
8	1	1	0	1	24	0	1	0	0
10	1	0	1	0	26	1	0	0	0
12	0	1	0	1	28	0	0	0	1
14	1	0	1	1	305	0	0	1	1
16	0	1	1	0	32	0	1	1	1

11/34

FIG. 11



12/34

FIG. 12

117

LFSR Divide Value	Final Divide Value	LOW HIGH=1				LOW HIGH=0			
		DIV0 'a'	DIV1 'a'	DIV2 'a'	DIV3 'a'	DIV0 'b'	DIV1 'b'	DIV2 'b'	DIV3 'b'
1	2	0	0	0	0	0	0	0	0
2,1	3	1	1	1	1	0	0	0	0
2	4	1	1	1	1	1	1	1	1
3,2	5	1	1	1	0	1	1	1	1
3	6	1	1	1	0	1	1	1	0
4,3	7	1	1	0	1	1	1	1	0
4	8	1	1	0	1	1	1	0	1
5,4	9	1	0	1	0	1	1	0	1
5	10	1	0	1	0	1	0	1	0

13/34

FIG. 13

118





FIG. 3
Prior Art102


4/34

FIG. 4
Prior Art**103**

State	L0	L1	L2	L3	State	L0	L1	L2	L3
1a	0	0	0	0	1b	0	0	1	0
2a	1	0	0	0	2b	1	0	0	1
3a	1	1	0	0	3b	0	1	0	0
4a	1	1	1	0	4b	1	0	1	0
5a	1	1	1	1	5b	1	1	0	1
6a	0	1	1	1	6b	0	1	1	0
7a	0	0	1	1	7b	1	0	1	1
8a	0	0	0	1	8b	0	1	0	1

5/34


FIG. 5
Prior Art



14/34

FIG. 14

114




15/34

FIG. 15

Final Divide Value	DIV0	DIV1	DIV2	DIV3	DIV4	Final Divide Value	DIV0	DIV1	DIV2	DIV3	DIV4
1	0	0	0	0	1	17	1	1	0	0	1
2	0	0	0	0	0	18	1	1	0	0	0
3	1	1	1	1	1	19	1	0	0	1	1
4	1	1	1	1	0	20	1	0	0	1	0
5	1	1	1	0	1	21	0	0	1	0	1
6	1	1	1	0	0	22	0	0	1	0	0
7	1	1	0	1	1	23	0	1	0	0	1
8	1	1	0	1	0	24	0	1	0	0	0
9	1	0	1	0	1	25	1	0	0	0	1
10	1	0	1	0	0	26	1	0	0	0	0
11	0	1	0	1	1	27	0	0	0	1	1
12	0	1	0	1	0	28	0	0	0	1	0
13	1	0	1	1	1	29	0	0	1	1	1
14	1	0	1	1	0	30	0	0	1	1	0
15	0	1	1	0	1	31	0	1	1	1	1
16	0	1	1	0	0	32	0	1	1	1	0


16/34

FIG. 16



17/34

FIG. 17



18/34

FIG. 18




FIG. 20

The diagram illustrates a digital divider circuit, labeled FIG. 20, which consists of two main divider blocks, DIVIDER A and DIVIDER B, and a SYNC DETECT block.

DIVIDER A: This block receives an input signal IN. It contains a divider core (118A) with an EVEN/ODD DIV MODE selector and a LOW/HIGH output selector. The core has four data inputs (DIV0, DIV1, DIV2, DIV3) and four data outputs (DIV0A, DIV1A, DIV2A, DIV3A). The output of the divider core is connected to a pulse generator (116A) which produces a PULSEA signal. The PULSEA signal is connected to a multiplexer (115A) which selects between a feedback signal (LOUTA) and a reset signal (RESET) to produce a corrected output (OUTA). The OUTA signal is connected to a duty cycle correction block (114A) which produces a final output signal OUTA.

DIVIDER B: This block is similar to DIVIDER A but receives a different input signal (DIV4B). It contains a divider core (118B) with an EVEN/ODD DIV MODE selector and a LOW/HIGH output selector. The core has four data inputs (DIV0, DIV1, DIV2, DIV3) and four data outputs (DIV0B, DIV1B, DIV2B, DIV3B). The output of the divider core is connected to a pulse generator (116B) which produces a PULSEB signal. The PULSEB signal is connected to a multiplexer (115B) which selects between a feedback signal (LOUTB) and a reset signal (RESET) to produce a corrected output (OUTB). The OUTB signal is connected to a duty cycle correction block (114B) which produces a final output signal OUTB.

SYNC DETECT: This block receives a SYNC signal and a feedback signal (LOUTA). It contains a logic circuit (115A) which produces a RESET signal. The RESET signal is connected to the RESET input of the divider core (118A) and the multiplexer (115A).

21/34

FIG. 21





FIG. 22



23/34

FIG. 23





FIG. 24

210



26/34


FIG. 26

206

L0	L1	L2	L3	L4	L5	L6	L7	State	Out
0	0	0	0	1	0	1	0	63	0
1	0	0	0	0	1	0	1	64	0
1	0	0	0	0	0	1	0	65	0

27/34

FIG. 27



28/34

FIG. 28

215

L0	L1	L2	State	Out
0	0	1	1	0
1	1	0	2	0
0	1	1	3	0
1	0	1	4	0
0	1	0	5	0
1	1	1	6 (2^N-2)	1
0	0	1	1	0
1	1	0	2	0
0	1	1	3	0

29/34

FIG. 29


220

L0	L1	L2	State	Out
0	0	0	1	0
1	0	1	2	0
0	1	0	3	0
1	1	1	4 [2(N-1)]	1
0	0	0	1	0
1	0	1	2	0
0	1	0	3	0

30/34



FIG. 30

221



31/34

FIG. 31



32/34

FIG. 32

230

L0	L1	L2	L3	L0B	State	Out
0	1	1	1	0	1	0
0	0	1	1	0	2	0
0	0	0	1	0	3	0
1	0	0	0	0	4	0
1	1	0	0	1	5	0
1	0	1	0	1	6	0
1	0	0	1	0	7	0
1	1	0	0	0	8	0
1	1	1	0	1	9	0
1	0	1	1	0	10	0
0	1	0	1	0	11	0
1	0	1	0	0	12	0
1	1	0	1	0	13	0
1	1	1	0	0	14	1
1	1	1	1	0	15(2 ^N -1)	0
0	1	1	1	0	1	0
0	0	1	1	0	2...	

33/34

FIG. 33




FIG. 34

